This job board retrieves part of its jobs from: Healthcare Jobs | Customer Service Jobs | Work From Home

Daily updated job offers for the people of Ottawa

To post a job, login or create an account |  Post a Job

   jobs in ottawa   

Find your next job here, with us! Daily updated job offers!

Slide 1
Slide 2
Slide 3
previous arrow
next arrow

IR Search BV: Lead Memory Design Engineer

IR Search BV

This is a Full-time position in Ottawa, ON posted July 12, 2021.

Our customer is a leader in the semiconductor industry, producing the chips that are found in smart phones, tablets, computers, smart TVs, cars, laptops, games consoles, and many more products.

ResponsibilitiesWe are looking for a senior memory designer to join the leading edge SRAM design team.

You will be involved in the research and design of the projects on the world’s most advanced CMOS/ FinFET processes (5nm and below).

This will involve detailed implementation of high speed and high density memory compilers.

One can expect these designs to be used in mainstream products and not just be an academic exercise.Depending on the experience of the candidate, the mandate will be extended appropriately.Your primary responsibility will be to lead a memory compiler team, suggest architectures, optimize circuits, maximize for the best balance of power, performance and area possible advanced process nodes.

This includes the circuit design, analog simulation, functional verification, cell characterization, transistor level implementation, optimization, netlisting, flow scripting, design verification, database QC and working closely with colleagues in layout.

RequirementsMSc EE or PhD EE graduate.8 years or more of proven track record, designing working memory designs in silicon including more than 2 years of team lead experience.Experienced in advanced process circuit design preferred (e.G.

16nm/10nm/7nm/5nm).A good knowledge of semiconductor physics, circuit theory and CMOS circuit implementation.

Experience with FinFET technologies an advantage.In-depth knowledge of CMOS logic design and analog transistor level optimization; In-depth understanding of full-custom layout generation and its impact on circuit performance is essential.

Ability to work with Layout engineers to produce optimal physical implementations.Proficiency with modern IC design tools both Schematic Capture; Analog and Digital simulators; Behavioral modeling; Functional & Timing Validation, IR/EM Analysis; Physical Verification tools DRC, LVS and Extraction; Compilers; Database management.Able to script and program skills to help automate complex design tasks and flows (e.G.

skilled with Linux scripting and knowledge of s/w languages like Perl is an advantage)Ethical, Goal orientated; Excellent quality;Committed to the scheduleTeam player; Good communicator;High integrity; Calm under pressureInnovative Are you ready for your next career move?For information please contact Anton van Rossum on +31-6-53-306-309 or/